Virtual Memory

CS61, Lecture 15
Prof. Stephen Chong
October 20, 2011
Announcements

• Midterm review session: Monday Oct 24
  • 5:30pm to 7pm, 60 Oxford St. room 330
  • Large and small group interaction
Wall of Flame

Rob Jellinek
Neal Wu
Josh Lee
Peter Lin
Rohit Chaki

Ryan Meitzer
Andrew Wang
Julie Zhang
Zhe Lu
Joseph Ong
Alex Leigh
Today

• Running multiple programs at once
• Virtual memory
  • Address spaces
  • Benefits
  • Physical memory as a cache for virtual memory
  • Page tables
  • Page hits and page faults
  • Virtual memory as a tool for memory management
  • Virtual memory as a tool for memory protection
  • Address translation
  • Table Lookaside Buffer (TLB)
• Example
Running multiple programs at once

• So far, we have discussed memory management for a single program running on a computer.

• Most modern computers run multiple programs simultaneously.
  • This is called **multiprogramming** or **multitasking**.
The OS *timeslices* multiple applications on a single CPU

- Switches between applications extremely rapidly, i.e., 100 times/sec
- Each switch between two applications is called a **context switch**.
Virtual memory

- OS also gives every program illusion of having its own memory!
- Each program running on the machine is called a **process**.
  - Each process has a **process ID** (a number) and an **owner** – the user ID running the process.
  - UNIX command `ps` prints out info about the running processes.
- Each process has its own **address space**
  - Contents of that process' memory, visible only to that process.
  - 4GB on 32 bit machine, ~16 TB on 64 bit machine
Problem 1: How Does Everything Fit?

Physical main memory: Few Gigabytes

4GB to 16 EB virtual memory

- OS memory
- User stack
- Shared libraries
- Heap (used by malloc)
- Read/write segment
  - .data, .bss
- Read-only segment
  - .text, .rodata
- Unused
Problem 2: Memory Management

What goes where?

Process 1
Process 2
Process 3
...  
Process n

Physical main memory

OS memory
User stack
Shared libraries
Heap (used by malloc)
Read/write segment
.data, .bss
Read-only segment
.text, .rodata
unused
Problem 3: How To Protect

Physical main memory

Process i

Process j
Problem 4: How To Share

Physical main memory

Process i

Process j
Solution: Level Of Indirection

- Each process gets its own private memory space
- Solves the previous problems
Aside: indirection

All problems in computer science can be solved by another level of indirection...

Except for the problem of too many layers of indirection.

David Wheeler
1927–2004
Computer Science Pioneer

World’s first PhD in Computer Science
Address Spaces

- **Linear address space:**
  - Ordered set of contiguous non-negative integer addresses:
    \[ \{0, 1, 2, 3 \ldots \} \]

- **Virtual address space:**
  - Set of \( N = 2^n \) virtual addresses
    \[ \{0, 1, 2, 3, \ldots, N-1\} \]

- **Physical address space:**
  - Set of \( M = 2^m \) physical addresses
    \[ \{0, 1, 2, 3, \ldots, M-1\} \]

- Clean distinction between data (bytes) and their attributes (addresses)
- Each object can now have multiple addresses
- Every byte in main memory: one physical address, one (or more) virtual addresses
A System Using Physical Addressing

- Used in “simple” systems like embedded microcontrollers in devices like cars, elevators, and digital picture frames
A System Using Virtual Addressing

- Used in all modern desktops, laptops, workstations
- One of the great ideas in computer science
Benefits of Virtual Memory (VM)

- Efficient use of limited main memory (RAM)
  - Use RAM as a cache for the parts of a virtual address space
    - some non-cached parts stored on disk
    - some (unallocated) non-cached parts stored nowhere
  - Keep only active areas of virtual address space in memory
    - transfer data back and forth as needed
- Simplifies memory management for programmers
  - Each process gets the same full, private linear address space
- Isolates address spaces
  - One process can’t interfere with another’s memory
    - because they operate in different address spaces
  - User process cannot access privileged information
    - different sections of address spaces have different permissions
Today

• Running multiple programs at once

• Virtual memory
  • Address spaces
  • Benefits
    • Physical memory as a cache for virtual memory
    • Page tables
    • Page hits and page faults
    • Virtual memory as a tool for memory management
    • Virtual memory as a tool for memory protection
  • Address translation
  • Table Lookaside Buffer (TLB)
  • Example
VM as a Tool for Caching

• Virtual memory: array of $N = 2^n$ contiguous bytes
  • think of the array (allocated part) as being stored on disk
• Physical main memory (DRAM) = cache for allocated virtual memory
• Blocks are called **pages**; size = $2^p$
Memory hierarchy: Intel Core i7

Processor

~1ns  ~3ns  ~12ns  ~60ns  ~8ms

Memory

Disk

60×  ~100 000×
DRAM Cache Organization

- DRAM cache organization driven by the enormous miss penalty
  - DRAM is about 10x slower than SRAM
  - Disk is about 100,000x slower than DRAM
    - For first byte, faster for next byte

- Consequences
  - Large page (block) size: typically 4-8 KB, sometimes 4 MB
  - Fully associative
    - Fully associate cache: A cache with only one set
    - Any virtual page can be placed in any physical page
    - Requires a “large” mapping function – different from CPU caches
  - Highly sophisticated, expensive replacement algorithms
    - Too complicated and open-ended to be implemented in hardware
  - Write-back rather than write-through
Why does virtual memory work?

- Virtual memory works because of locality
- At any point in time, programs tend to access a set of active virtual pages called the working set
  - Programs with better temporal locality will have smaller working sets
- If (working set size < main memory size)
  - Good performance for one process after compulsory misses
- If (SUM(working set sizes) > main memory size)
  - Thrashing: Performance meltdown where pages are swapped (copied) in and out continuously
Today

- Running multiple programs at once
- Virtual memory
  - Address spaces
  - Benefits
  - Physical memory as a cache for virtual memory
  - Page tables
  - Page hits and page faults
  - Virtual memory as a tool for memory management
  - Virtual memory as a tool for memory protection
  - Address translation
  - Table Lookaside Buffer (TLB)
  - Example
A page table is an array of page table entries (PTEs) that maps virtual pages to physical pages. Here: 8 VPs

- Per-process kernel data structure in DRAM
Address Translation With a Page Table

Virtual address

Page table

Virtual page number (VPN)  Virtual page offset (VPO)

Virtual address

Page table address for process

Page table base register (PTBR)

Page table

Valid  Physical page number (PPN)

Physical page number (PPN)  Physical page offset (PPO)

Physical address

Valid bit = 0: page not in memory (page fault)

Valid bit = 0: page not in memory (page fault)
How big is the page table for a process?

Well ... we need one PTE per page.

Say we have a 32-bit address space, and the page size is 4KB

How many pages?

- \(2^{32} = 4 \text{ GB total memory}\)
- \(4\text{GB} / 4\text{KB} = 1,048,576 (= 1\text{M}) \text{ pages} = 1\text{M PTEs}\)

How big is a PTE?

- Depends on CPU architecture. On x86 it is 4 bytes

Page table size for one process: \(1\text{M PTEs} \times 4 \text{ bytes/PTE} = 4 \text{ MB}\)

For 100 processes that’s 400 MB of memory just for page tables!!!

Solution: swap page tables out to disk...
Today

• Running multiple programs at once

• Virtual memory
  • Address spaces
  • Benefits
  • Physical memory as a cache for virtual memory
  • Page tables
  • Page hits and page faults
  • Virtual memory as a tool for memory management
  • Virtual memory as a tool for memory protection
  • Address translation
  • Table Lookaside Buffer (TLB)
  • Example
- **Page hit**: reference to VM word that is in physical memory
**Page fault**

- **Page fault**: reference to VM word that is not in physical memory
  - i.e., invalid entry in page table
  - Could be bad memory address, or page table currently on disk
Handling page faults

- Page miss causes page fault (an exception)
- Page fault handler selects a victim to be evicted (here VP 4)
Handling page faults

- Page miss causes page fault (an exception)
- Page fault handler selects a victim to be evicted (here VP 4)
- Offending instruction is restarted: page hit!
You have a piece of paper, 10cm by 10cm. The area of this piece of paper is thus 100cm$^2$.

For some reason, you need a square piece of paper with an area of 50cm$^2$. Using the paper you have, what's an easy way of getting the new square?
Today

- Running multiple programs at once
- Virtual memory
  - Address spaces
  - Benefits
  - Physical memory as a cache for virtual memory
  - Page tables
  - Page hits and page faults
  - Virtual memory as a tool for memory management
  - Virtual memory as a tool for memory protection
  - Address translation
  - Table Lookaside Buffer (TLB)
  - Example
VM as a Tool for Memory Management

- Key idea: each process has its own virtual address space
  - It can view memory as a simple linear array
  - Mapping function scatters addresses through physical memory
    - Well chosen mappings simplify memory allocation and management
VM as a Tool for Memory Management

- Memory allocation
  - Each virtual page can be mapped to any physical page
  - A virtual page can be stored in different physical pages at different times

- Sharing code and data among processes
  - Map virtual pages to the same physical page (here: PP 6)

Virtual Address Space for Process 1:

Virtual Address Space for Process 2:

Address translation

Physical Address Space (DRAM)

(e.g., read-only library code)
### VM as a Tool for Memory Protection

- Extend PTEs with permission bits
- Page fault handler checks these before remapping

#### Process i:

<table>
<thead>
<tr>
<th>VP 0:</th>
<th>SUP</th>
<th>READ</th>
<th>WRITE</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>PP 6</td>
<td></td>
</tr>
<tr>
<td>VP 1:</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
<td>PP 4</td>
</tr>
<tr>
<td>VP 2:</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>PP 2</td>
</tr>
</tbody>
</table>

#### Process j:

<table>
<thead>
<tr>
<th>VP 0:</th>
<th>SUP</th>
<th>READ</th>
<th>WRITE</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>PP 9</td>
<td></td>
</tr>
<tr>
<td>VP 1:</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>PP 6</td>
</tr>
<tr>
<td>VP 2:</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
<td>PP 11</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Physical Address Space</th>
</tr>
</thead>
<tbody>
<tr>
<td>PP 2</td>
</tr>
<tr>
<td>PP 4</td>
</tr>
<tr>
<td>PP 6</td>
</tr>
<tr>
<td>PP 8</td>
</tr>
<tr>
<td>PP 9</td>
</tr>
<tr>
<td>PP 11</td>
</tr>
</tbody>
</table>
Today

- Running multiple programs at once
- Virtual memory
  - Address spaces
  - Benefits
  - Physical memory as a cache for virtual memory
  - Page tables
  - Page hits and page faults
  - Virtual memory as a tool for memory management
  - Virtual memory as a tool for memory protection
  - Address translation
  - Table Lookaside Buffer (TLB)
  - Example
1) Processor sends virtual address to MMU
2-3) MMU fetches PTE from page table in memory
4) MMU sends physical address to cache/memory
5) Cache/memory sends data word to processor
Address Translation: Page Fault

1) Processor sends virtual address to MMU
2-3) MMU fetches PTE from page table in memory
4) Valid bit is zero, so MMU triggers page fault exception
5) Handler identifies victim (and, if dirty, pages it out to disk)
6) Handler pages in new page and updates PTE in memory
7) Handler returns to original process, restarting faulting instruction
Speeding up Translation with a TLB

- Page table entries (PTEs) are cached in L1 like any other memory word
  - PTEs may be evicted by other data references
  - PTE hit still requires a 1-cycle delay

- Solution: **Translation Lookaside Buffer (TLB)**
  - Small hardware cache in MMU
  - Maps virtual page numbers to physical page numbers
  - Contains complete page table entries for small number of pages
A TLB hit eliminates a memory access
A TLB miss incurs an additional memory access (the PTE)
Today

• Running multiple programs at once

• Virtual memory
  • Address spaces
  • Benefits
  • Physical memory as a cache for virtual memory
  • Page tables
  • Page hits and page faults
  • Virtual memory as a tool for memory management
  • Virtual memory as a tool for memory protection
  • Address translation
  • Table Lookaside Buffer (TLB)
  • Example
Simple Memory System Example

• Addressing
  • 14-bit virtual addresses
  • 12-bit physical address
  • Page size = 64 bytes

Virtual Page Number

VPN

Virtual Page Offset

VPO

Physical Page Number

PPN

Physical Page Offset

PPO
Simple Memory System Page Table

- Only show first 16 entries (out of 256)

<table>
<thead>
<tr>
<th>VPN</th>
<th>PPN</th>
<th>Valid</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>28</td>
<td>1</td>
</tr>
<tr>
<td>01</td>
<td>–</td>
<td>0</td>
</tr>
<tr>
<td>02</td>
<td>33</td>
<td>1</td>
</tr>
<tr>
<td>03</td>
<td>02</td>
<td>1</td>
</tr>
<tr>
<td>04</td>
<td>–</td>
<td>0</td>
</tr>
<tr>
<td>05</td>
<td>16</td>
<td>1</td>
</tr>
<tr>
<td>06</td>
<td>–</td>
<td>0</td>
</tr>
<tr>
<td>07</td>
<td>–</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>VPN</th>
<th>PPN</th>
<th>Valid</th>
</tr>
</thead>
<tbody>
<tr>
<td>08</td>
<td>13</td>
<td>1</td>
</tr>
<tr>
<td>09</td>
<td>17</td>
<td>1</td>
</tr>
<tr>
<td>0A</td>
<td>09</td>
<td>1</td>
</tr>
<tr>
<td>0B</td>
<td>–</td>
<td>0</td>
</tr>
<tr>
<td>0C</td>
<td>–</td>
<td>0</td>
</tr>
<tr>
<td>0D</td>
<td>2D</td>
<td>1</td>
</tr>
<tr>
<td>0E</td>
<td>11</td>
<td>1</td>
</tr>
<tr>
<td>0F</td>
<td>0D</td>
<td>1</td>
</tr>
</tbody>
</table>
Simple Memory System TLB

- 16 entries
- 4-way associative

<table>
<thead>
<tr>
<th>Set</th>
<th>Tag</th>
<th>PPN</th>
<th>Valid</th>
<th>Set</th>
<th>Tag</th>
<th>PPN</th>
<th>Valid</th>
<th>Set</th>
<th>Tag</th>
<th>PPN</th>
<th>Valid</th>
<th>Set</th>
<th>Tag</th>
<th>PPN</th>
<th>Valid</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>03</td>
<td>-</td>
<td>0</td>
<td>0</td>
<td>09</td>
<td>0D</td>
<td>1</td>
<td>0</td>
<td>00</td>
<td>-</td>
<td>0</td>
<td>07</td>
<td>02</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>03</td>
<td>2D</td>
<td>1</td>
<td>1</td>
<td>02</td>
<td>-</td>
<td>0</td>
<td>1</td>
<td>04</td>
<td>-</td>
<td>0</td>
<td>0A</td>
<td>-</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>02</td>
<td>-</td>
<td>0</td>
<td>2</td>
<td>08</td>
<td>-</td>
<td>0</td>
<td>2</td>
<td>06</td>
<td>-</td>
<td>0</td>
<td>03</td>
<td>-</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>07</td>
<td>-</td>
<td>0</td>
<td>3</td>
<td>03</td>
<td>0D</td>
<td>1</td>
<td>3</td>
<td>0A</td>
<td>34</td>
<td>1</td>
<td>02</td>
<td>-</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>
Simple Memory System Cache

- 16 lines, 4-byte block size
- **Physically addressed**
- Direct mapped

![Diagram of cache structure](image)

<table>
<thead>
<tr>
<th>Idx</th>
<th>Tag</th>
<th>Valid</th>
<th>B0</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>19</td>
<td>1</td>
<td>99</td>
<td>11</td>
<td>23</td>
<td>11</td>
</tr>
<tr>
<td>1</td>
<td>15</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>1B</td>
<td>1</td>
<td>00</td>
<td>02</td>
<td>04</td>
<td>08</td>
</tr>
<tr>
<td>3</td>
<td>36</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>32</td>
<td>1</td>
<td>43</td>
<td>6D</td>
<td>8F</td>
<td>09</td>
</tr>
<tr>
<td>5</td>
<td>0D</td>
<td>1</td>
<td>36</td>
<td>72</td>
<td>F0</td>
<td>1D</td>
</tr>
<tr>
<td>6</td>
<td>31</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>16</td>
<td>1</td>
<td>11</td>
<td>C2</td>
<td>DF</td>
<td>03</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Idx</th>
<th>Tag</th>
<th>Valid</th>
<th>B0</th>
<th>B1</th>
<th>B2</th>
<th>B3</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>24</td>
<td>1</td>
<td>3A</td>
<td>00</td>
<td>51</td>
<td>89</td>
</tr>
<tr>
<td>9</td>
<td>2D</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A</td>
<td>2D</td>
<td>1</td>
<td>93</td>
<td>15</td>
<td>DA</td>
<td>3B</td>
</tr>
<tr>
<td>B</td>
<td>0B</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>12</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>16</td>
<td>1</td>
<td>04</td>
<td>96</td>
<td>34</td>
<td>15</td>
</tr>
<tr>
<td>E</td>
<td>13</td>
<td>1</td>
<td>83</td>
<td>77</td>
<td>1B</td>
<td>D3</td>
</tr>
<tr>
<td>F</td>
<td>14</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Address Translation Example #1

Virtual Address: 0x03D4

TLB tag: 0 0 0 0 1 1 1 1 0 1 0 1 0 0

VPN: 0xF
TLB Set index: 3
TLB Tag: 0x03
TLB Hit? Y
Page fault? N
PPN: 0x0D

Physical Address

Tag: 0 0 1 1 0 1 0 1 0 1 0 1 0 0

Offset: 0
Set index: 0x5
Tag: 0x0D
Hit? Y
Byte: 0x36
Address Translation Example #2

Virtual Address: **0x0B8F**

<table>
<thead>
<tr>
<th>TLB tag</th>
<th>TLB Set index</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 1 0 1 1 1 0</td>
<td>0 0 1 1 1 1 1 1</td>
</tr>
</tbody>
</table>

VPN: **0x2E**  TLB Set index: **2**  TLB Tag: **0x0B**  TLB Hit? **N**  Page fault? **Y**  PPN: **TBD**

Physical Address

<table>
<thead>
<tr>
<th>Tag</th>
<th>Set index</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>10 9 8 7 6 5 4 3 2 1 0</td>
<td>PPN</td>
</tr>
</tbody>
</table>

Virtual Address: \(0x0020\)

<table>
<thead>
<tr>
<th>TLB tag</th>
<th>TLB Set index</th>
</tr>
</thead>
<tbody>
<tr>
<td>00000000</td>
<td>100000000000</td>
</tr>
</tbody>
</table>

VPN: 0x00  TLB Set index: 0  TLB Tag: 0x00  TLB Hit? N  Page fault? N  PPN: 0x28

Physical Address

<table>
<thead>
<tr>
<th>Tag</th>
<th>Set index</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>10100001</td>
<td>10000000</td>
<td>10000000</td>
</tr>
</tbody>
</table>

Offset: 0  Set index: 0x8  Tag: 0x28  Hit? N  Byte: Mem...
What happens on a context switch?

- Context switch is fast. Why?
- Only need to change page table base register, and flush the TLB
- Why don’t we need to flush L1, L2, L3 cache?
  - CPU caches use physical addresses
  - So single physical page with multiple virtual addresses will get reused across processes!
Summary of VM benefits

• Isolation
  • Each process has its own private linear address space
  • Cannot be corrupted by other processes

• Simplifies memory management and programming
  • Allows multiple concurrent programs to share limited DRAM

• Simplifies protection by providing a convenient method to check permissions

• Efficient
  • Fast translation
    • MMU on CPU, and TLB provides cache of recent translation
  • Fast context switch
Summary of VM mechanism

• VM is implemented by the MMU and OS working together.
  • MMU does virtual-to-physical address translations.
  • OS sets up the page tables that control those translations.
• The TLB is a cache for recent virtual-to-physical mappings.
  • Avoids lookup in page tables for each memory access.
• The OS handles page faults triggered by the MMU.
  • This is the basis for swapping and demand paging.
Next lecture

• Linking and loading