Caching

CS61, Lecture 13
Prof. Stephen Chong
October 13, 2011
Announcements

• HW 4: Malloc
  • Design checkpoint due today
  • Final deadline next week

• Midterm exam
  • Thursday October 27, in-class
  • Extension students: Thursday October 27, 6pm in MD 221
  • Covers material up to and including Lecture 14
    (Cache Performance, Tuesday Oct 18)
  • We will release a practice midterm soon
  • Open book, closed note
    • Reference material will be provided
Topics for today

• The Principle of Locality
• Memory Hierarchies
• Caching Concepts
• Direct-Mapped Cache Organization
• Set-Associative Cache Organization
• Multi-level caches
• Cache writes
Background: Locality

• Principle of Locality:
  • Programs tend to reuse data and instructions “near” those they have used recently.

• Temporal locality: Recently referenced memory addresses are likely to be referenced in the near future.

• Spatial locality: Similar memory addresses tend to be referenced close together in time.
Locality Example

```c
sum = 0;
for (i = 0; i < n; i++) {
    sum += a[i];
}
return sum;
```

• Locality of program data
  • Array elements are referenced in succession
  • Location `sum` is referenced on each iteration

• Locality of program code
  • Instructions within loop body executed in sequence
  • Loop is cycled over potentially many times
Locality Example

• Claim: Being able to look at code and get a qualitative sense of its locality is a key skill for a professional programmer.

• Question: Does this function have good locality?

```c
int sum_array_rows(int a[M][N])
{
    int i, j, sum = 0;
    for (j = 0; j < N; j++)
        for (i = 0; i < M; i++)
            sum += a[i][j];
    return sum;
}
```
Locality Example

• Question: Does this function have good locality?

```c
int sum_array_rows(int a[M][N])
{
    int i, j, sum = 0;

    for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
            sum += a[i][j];

    return sum;
}
```
Locality Example

- Question: Can you permute the loops so that the function scans the 3D array \( a[][][] \) with a stride-1 reference pattern (and thus has good spatial locality)?

```c
int sum_array_3d(int a[M][N][N]) {
    int i, j, k, sum = 0;

    for (i = 0; i < N; i++)
        for (j = 0; j < N; j++)
            for (k = 0; k < M; k++)
                sum += a[k][i][j];

    return sum;
}
```
Memory Hierarchies

- Some fundamental and enduring properties of hardware and software:
  - Fast storage technologies cost more per byte, have less capacity, and require more power (heat!).
  - The gap between CPU and main memory speed is widening.
  - Well-written programs tend to exhibit good locality.

- These fundamental properties complement each other beautifully.
- They suggest an approach for organizing memory and storage systems known as a memory hierarchy.
Cache Memories

- Cache memories are small, fast memories managed automatically in hardware.
  - Hold frequently accessed blocks of main memory
- CPU looks first for data in L1, then in L2, then in main memory.
- Typical system structure:

  ![Diagram of cache structure]

  - **CPU**: Limited number of registers
  - **L1 cache**: Very fast, but small
  - **L2 cache**: Not as fast, somewhat bigger
  - **Main memory**: Big and slow!

  *Processor, L1, and L2 cache are typically on a single chip or package*
Caching example

L1 cache

32 33 34 35

Cache miss

L2 cache

32 33 34 35

Cache miss

Always transfer a block at a time

read 34
Caching example

L1 cache

32 33 34 35

4 5 6 7

Cache miss

L2 cache

Cache miss

32 33 34 35

4 5 6 7

DRAM

Cache miss

4 5 6 7

32 33 34 35

read 34

read 4
Caching example

L1 cache

L2 cache

DRAM

Cache hit!

32 33 34 35
4 5 6 7

4 5 6 7

4 5 6 7

4 5 6 7

32 33 34 35

32 33 34 35

read 34
read 4
read 35
Caching example

L1 cache

L2 cache

DRAM

Cache miss

read 34
read 4
read 35
read 49

read 48
read 49
read 50
read 51
Caching example

Cache miss

L1 cache
32 33 34 35

L2 cache
48 49 50 51
32 33 34 35

DRAM
48 49 50 51

Cache hit!

read 34
read 4
read 35
read 49
read 33
Caching example: access times

Register access: ~0.5ns

L1 cache

L1 cache access: ~1ns

L2 cache

L2 cache access: ~3ns

main memory access: ~50ns

read 34
read 4
read 35
read 49
read 33
A few key points.

- Data transferred from memory to cache (and between cache levels) an entire **cache block** at a time.
  - Amortizes the overhead of a cache miss by getting more data from the lower level.
  - A block typically holds 32 or 64 bytes of data.
- CPU first looks in L1, then L2, then DRAM.
  - Can have a cache miss at one level and a cache hit at another!
- These examples only showed reads from memory.
  - We will talk about writes later.
- Issue #1: When CPU looks in the cache, how does it know which memory addresses are stored there?
- Issue #2: When we have to evict a cache block, which one do we evict?
  - Lots of ways of doing this.
**General Organization of a Cache**

Cache is an array of **sets**.

Each set contains one or more **lines**.

Each line holds a **block** of data.

\[ S = 2^s \] sets

**Cache size:**
\[ C = B \times E \times S \] data bytes

\[ B = 2^b \] bytes per cache block

\[ E \] lines per set

\[ t \] tag bits per line

1 valid bit per line
The word at address $A$ is in the cache if the tag bits in one of the $<\text{valid}>$ lines in set $<\text{set index}>$ match $<\text{tag}>$. The word contents begin at offset $<\text{block offset}>$ bytes from the beginning of the block.
Addressing Caches

Memory address $A$:

1. Locate the set based on $\langle\text{set index}\rangle$
2. Locate the line in the set based on $\langle\text{tag}\rangle$
3. Check that the line is valid
4. Locate the data in the line based on $\langle\text{block offset}\rangle$
Addressing Caches

Memory address \( A \):

- How many sets are there?
- How big is each cache line?
- How big is the cache in total, assuming two cache lines per set?
Addressing Caches

In this example,

\( s=8 \), so there are 256 sets

\( b=16 \), so each cache line is \( 2^{16}=64\text{KB} \)

Assume 2 lines per set.

Total cache size is \( 256 \times 2 \times 64\text{KB} = 32 \text{ MB} \)
Topics for today

• The Principle of Locality
• Memory Hierarchies
• Caching Concepts
• Direct-Mapped Cache Organization
• Set-Associative Cache Organization
• Multi-level caches
• Cache writes
Direct-Mapped Cache

- Each set has exactly one line.
- Simplest kind of cache, and easy to build.
  - Only 1 tag compare required per access

Cache size: \( C = B \times S \) data bytes
Accessing Direct-Mapped Caches

- **Set selection**
  - Use the set index bits to determine the set of interest.

Set selection diagram:

- **t bits**
- **s bits**
- **b bits**
- **<tag>**
- **<set index>**
- **<block offset>**

Set 0:

| valid | tag | 0   | 1   | ... | B-1 |

Set 1:

| valid | tag | 0   | 1   | ... | B-1 |

...
Accessing Direct-Mapped Caches

- Line matching and word selection
  - **Line matching**: Find a *valid* line in the selected set with a *matching tag*
  - **Byte selection**: Then extract the byte that we want

(1) The valid bit must be set
(2) The tag bits in the cache line must match the tag bits in the address

If (1) and (2), then **cache hit**

![Diagram](https://via.placeholder.com/150)
Accessing Direct-Mapped Caches

• Line matching and word selection
  • **Line matching**: Find a *valid* line in the selected set with a *matching tag*
  • **Byte selection**: Then extract the byte that we want

(3) If cache hit, then use block offset to select appropriate data byte
Handling cache misses

• A cache miss occurs if:
  • Tag does not match the corresponding line in the cache, or
  • Valid bit in the line is not set
Handling cache misses

- In event of a cache miss for address $A$:
  - 1) Read an entire block from next-lowest cache level
    - Take address $A$, set the $b$ least significant bits to zero
    - E.g., suppose $A = 0x43b7$ and $b=4$ bits (block size = $2^4$ bytes = 16 bytes)
      - Base address of block is $0x43b0$
      - Block contains contents of addresses $0x43b0$ through $0x43bf$
  - 2) Insert block into the corresponding cache line
    - May require evicting contents of cache line, if line was valid already
  - 3) Set the tag bits corresponding to address $A$
  - 4) Set valid bit to 1
Types of cache misses

- **Cold (compulsory) miss**
  - First access to data within a block
  - Nothing you can do about it: thus, “compulsory”.

- **Capacity miss**
  - Occurs when the cache is too small to store everything currently being accessed by the program.
  - **Working set**: Set of “actively used” cache lines
  - The working set varies over time, depending on what the program is doing.

- **Conflict miss**
  - Cache has enough capacity to hold block, but we evicted it earlier
  - Example: If set index matches a line that is already occupied, have to evict what is already there (even if there are empty blocks in the cache!)
**Direct-Mapped Cache Simulation**

- **Simple example:**
  - 4 bit addresses (memory size = 16 bytes)
  - 1 tag bit, 2 set index bits, 1 block offset bit

**Address trace (reads):**

\[ A = 0 = 0000_2 \]

**cache miss**

- **4 bit addresses (memory size = 16 bytes)**
- **1 tag bit, 2 set index bits, 1 block offset bit**

<table>
<thead>
<tr>
<th>Set 0</th>
<th>Set 1</th>
<th>Set 2</th>
<th>Set 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>valid</td>
<td>tag</td>
<td>data</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>(M[0], M[1])</td>
<td></td>
</tr>
</tbody>
</table>
Direct-Mapped Cache Simulation

- Simple example:
  - 4 bit addresses (memory size = 16 bytes)
  - 1 tag bit, 2 set index bits, 1 block offset bit

Address trace (reads):

\[
A = 0 = 0000_2 \\
A = 1 = 0001_2
\]

- cache miss
- cache hit

<table>
<thead>
<tr>
<th>valid</th>
<th>tag</th>
<th>data</th>
</tr>
</thead>
<tbody>
<tr>
<td>Set 0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>M[0], M[1]</td>
</tr>
<tr>
<td>Set 1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Set 2</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Set 3</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>
Direct-Mapped Cache Simulation

- Simple example:
  - 4 bit addresses (memory size = 16 bytes)
  - 1 tag bit, 2 set index bits, 1 block offset bit

Address trace (reads):
- \( A = 0 = 0000_2 \) cache miss
- \( A = 1 = 0001_2 \) cache hit
- \( A = 7 = 0111_2 \) cache miss

<table>
<thead>
<tr>
<th>valid</th>
<th>tag</th>
<th>data</th>
</tr>
</thead>
<tbody>
<tr>
<td>Set 0</td>
<td>1</td>
<td>M[0], M[1]</td>
</tr>
<tr>
<td>Set 1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Set 2</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Set 3</td>
<td>1</td>
<td>M[6], M[7]</td>
</tr>
</tbody>
</table>
Direct-Mapped Cache Simulation

- Simple example:
  - 4 bit addresses (memory size = 16 bytes)
  - 1 tag bit, 2 set index bits, 1 block offset bit

Address trace (reads):

- $A = 0 = 0000_2$: cache miss
- $A = 1 = 0001_2$: cache hit
- $A = 7 = 0111_2$: cache miss
- $A = 8 = 1000_2$: cache miss + evict

<table>
<thead>
<tr>
<th>Set 0</th>
<th>valid</th>
<th>tag</th>
<th>data</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td></td>
<td>M[8], M[9]</td>
</tr>
<tr>
<td>Set 1</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Set 2</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Set 3</td>
<td>1</td>
<td>0</td>
<td>M[6], M[7]</td>
</tr>
</tbody>
</table>
**Direct-Mapped Cache Simulation**

- **Simple example:**
  - 4 bit addresses (memory size = 16 bytes)
  - 1 tag bit, 2 set index bits, 1 block offset bit

Address trace (reads):

- $A = 0 = 0000_2$ (cache miss)
- $A = 1 = 0001_2$ (cache hit)
- $A = 7 = 0111_2$ (cache miss)
- $A = 8 = 1000_2$ (cache miss + evict)
- $A = 0 = 0000_2$ (cache miss + evict)

### Diagram

- **t=1 bits**  
- **s=2 bits**  
- **b=1 bits**  

<table>
<thead>
<tr>
<th>Set</th>
<th>Valid</th>
<th>Tag</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>M[0], M[1]</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>0</td>
<td>M[6], M[7]</td>
</tr>
</tbody>
</table>

---

Stephen Chong, Harvard University
Topics for today

• The Principle of Locality
• Memory Hierarchies
• Caching Concepts
• Direct-Mapped Cache Organization
• Set-Associative Cache Organization
• Multi-level caches
• Cache writes
Set Associative Caches

- Characterized by more than one line per set
- Can use **any line in the set** to store a given cache block.

![E-way associative cache diagram](image-url)
Accessing Set Associative Caches

- Set selection: same as direct-mapped cache
  - Use the set index bits to determine the set of interest.

```
t bits  s bits  b bits
0001
```

Selected set

```
set 0:
valid  tag  cache block
valid  tag  cache block
valid  tag  cache block

set 1:
valid  tag  cache block
valid  tag  cache block
valid  tag  cache block

set S-1:
valid  tag  cache block
valid  tag  cache block
valid  tag  cache block
```

Valid tag cache block
Accessing Set Associative Caches

- **Line matching and word selection**: same as direct-mapped
  - **Line matching**: Find a *valid* line in the selected set with a *matching tag*. Check *all valid lines*.
  - **Byte selection**: Then extract the byte that we want

![Diagram showing set associative cache access]

- **Equal?**
- **Set i**:
  - 1: 1001
  - 1: 0110

- **(1)** The valid bit must be set
- **(2)** The tag bits in the cache line must match the tag bits in the address

If (1) and (2), then **cache hit**
Accessing Set Associative Caches

- Line matching and word selection: same as direct-mapped
  - **Line matching:** Find a *valid* line in the selected set with a *matching tag*. Check all valid lines.
  - **Byte selection:** Then extract the byte that we want

\[
\begin{array}{c|c|c}
\text{set } i: & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
1 & 1001 & \_ & \_ & \_ & \_ & \_ & \_ & \_ \\
1 & 0110 & \_ & \_ & \_ & \_ & \_ & \_ & \_ \\
\end{array}
\]

(t) If cache hit, then use block offset to select appropriate data byte

\[
\begin{array}{c|c|c|c|c}
\text{<tag>} & \text{<set index>} & \text{<block offset>} & \text{<tag>} & \text{<set index>} & \text{<block offset>} \\
0110 & i & 100 & 0 & 1234567 \\
\end{array}
\]
2-Way Associative Cache Simulation

- **Simple example:**
  - 4 bit addresses
  - 2 tag bits, 1 set index bit, 1 block offset bit

Address trace (reads):
\[ A = 0 = 0000_2 \]  
**cache miss**

<table>
<thead>
<tr>
<th>Set 0</th>
<th>valid</th>
<th>tag</th>
<th>data</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1</td>
<td>00</td>
<td>(M[0], M[1])</td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Set 1</th>
<th>valid</th>
<th>tag</th>
<th>data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
2-Way Associative Cache Simulation

- Simple example:
  - 4 bit addresses
  - 2 tag bits, 1 set index bit, 1 block offset bit

Address trace (reads):
- \( A = 0 = 0000_2 \)  
  - cache miss
- \( A = 1 = 0001_2 \)  
  - cache hit

<table>
<thead>
<tr>
<th>Set 0</th>
<th>valid</th>
<th>tag</th>
<th>data</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1</td>
<td>00</td>
<td>M[0], M[1]</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Set 1</th>
<th>valid</th>
<th>tag</th>
<th>data</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
2-Way Associative Cache Simulation

- Simple example:
  - 4 bit addresses
  - 2 tag bits, 1 set index bit, 1 block offset bit

Address trace (reads):
- \( A = 0 = 0000_2 \)  
  - cache miss
- \( A = 1 = 0001_2 \)  
  - cache hit
- \( A = 7 = 0111_2 \)  
  - cache miss

Diagram:
- Set 0:
  - 1 00  M[0], M[1]
  - 0
- Set 1:
  - 1 01  M[6], M[7]
  - 0
2-Way Associative Cache Simulation

- Simple example:
  - 4 bit addresses
  - 2 tag bits, 1 set index bit, 1 block offset bit

Address trace (reads):
- $A = 0 = 0000_2$  cache miss
- $A = 1 = 0001_2$  cache hit
- $A = 7 = 0111_2$  cache miss
- $A = 8 = 1000_2$  cache miss
2-Way Associative Cache Simulation

- **Simple example:**
  - 4 bit addresses
  - 2 tag bits, 1 set index bit, 1 block offset bit

Address trace (reads):
- \( A = 0 = 0000_2 \) → cache miss
- \( A = 1 = 0001_2 \) → cache hit
- \( A = 7 = 0111_2 \) → cache miss
- \( A = 8 = 1000_2 \) → cache miss
- \( A = 0 = 0000_2 \) → cache hit

---

<table>
<thead>
<tr>
<th>valid</th>
<th>tag</th>
<th>data</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>00</td>
<td>M[0], M[1]</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>M[8], M[9]</td>
</tr>
<tr>
<td>1</td>
<td>01</td>
<td>M[6], M[7]</td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- \( t=2 \) bits, \( s=1 \) bits, \( b=1 \) bits

<tag> <set index> <block offset>
Why use the middle bits as the set index?

- High-Order Bit Indexing
  - Adjacent memory lines would map to same set
  - Poor use of spatial locality

- Middle-Order Bit Indexing
  - Consecutive memory lines map to different cache lines
  - Can hold $S \times B \times E$-byte contiguous region of address space in cache at one time
Maintaining a Set-Associative Cache

• When a set has multiple lines, which line do we use?
• Several different policies are used:
  • **Least Recently Used** (LRU) – must keep track of last access time for each line
  • **Not recently Used** (NRU) – Similar idea but not exact: Just track whether or not a cache line has been accessed during the last $n$ accesses.
  • **Random** – just pick any one of the lines randomly
Summary of cache concepts

• A **block** is a fixed-sized packet of information that moves back and forth between a cache and a lower level of memory hierarchy.

• A **line** is a container in a cache that stores a block, as well as other info such as valid bit and tag bits.

• A **set** is a collection of one or more lines.
  - Sets in direct-mapped caches have a single line
  - Sets in set-associative caches have multiple lines
Topics for today

• The Principle of Locality
• Memory Hierarchies
• Caching Concepts
• Direct-Mapped Cache Organization
• Set-Associative Cache Organization
• Multi-level caches
• Cache writes
Multi-Level Caches

- Options: separate **data** and **instruction caches**, or a **unified cache**
Intel Core i7-965 processor specs

- 3.2 GHz clock speed, four cores
- L1 cache:
  - 64 KB (32 KB instruction, 32KB data), per core; 8-way set associative, 64 sets
  - 4 CPU cycles to access (~ 1 ns)
- L2 cache
  - 256KB, per core; 8-way set associative, 512 sets
  - 10 CPU cycles to access (~3 ns)
- L3 cache:
  - 8 MB, is shared across all cores; 8-way set associative, 8192 sets
  - 35-40 CPU cycles to access (~12 ns)
- Main memory:
  - Up to 1 TB
  - About 60 ns to access – 60× slower than L1 cache, 20× slower than L2, 5× slower then L3
Intel Core i7-965 processor specs

- Per core: 64KB L1 + 256KB L2
- L1 total: 256KB
- L2 total: 1 MB
- L3 total: 8 MB

Over 9MB of memory on the CPU!
Topics for today

• The Principle of Locality
• Memory Hierarchies
• Caching Concepts
• Direct-Mapped Cache Organization
• Set-Associative Cache Organization
• Multi-level caches
• Cache writes
Handling cache writes

- **On reads**, the memory system fetches data from lower levels and moves it into higher levels.
  - For example, moving data from L2 cache to L1 cache, or from DRAM to L2 cache.

- **On a write**, where do we put the modified data?
Handling cache writes

- Approach #1: **Write through** policy
  - Data written through to lower levels of cache as soon as it is modified.
  - Simple, but causes an (expensive) memory write for each cache write.
• Approach #2: **Write back** policy
  • Only write data to highest-level cache.
  • When cache line is **evicted**, write back to next lower level cache.
  • Caches must keep track of whether each line is **dirty** (needs writing back)
Next lecture

• Measuring cache size and performance.

• Optimizing programs to exploit cache locality.